

BREMEN-D

CPU : AMD Caspin
 Chip Set : AMD RX881 + SB710
 Remarks : Tigris Platform
 Park-XT M2

Model Name : Bremen-D
 PBA Name : MAIN
 PCB Code : GCE :
 NAN :
 HAN :
 Dev. Step : PV
 Revision : 1.4
 T.R. Date : 2009.11.10

Design	CHECK	APPROVAL


Owner : SEC Mobile R & D Signature : X

Table of Contents

Page. 1	COVER
Page. 2	OPERATION BLOCK DIAGRAM
Page. 3	BOARD INFORMATION
Page. 4	POWER DIAGRAM
Page. 5	POWE RAILS ANALYSIS
Page. 6	TIMING DIAGRAM, POWER ON
Page. 7	CLOCK DISTRIBUTION
Page. 8	THERMAL SENSOR&FAN CONTROL
Page. 9~11	CASPIAN S1G3 CPU
Page. 12	CLOCK GENERATOR
Page. 13~15	RX881M
Page. 16~17	SODIMM DDR2
Page. 18~22	MADISON-LP
Page. 23~27	gDDR3 & MADISON STRAPS
Page. 25~32	SB710
Page. 33	SPI_BIOS_ROM
Page. 34	LVDS (LCD CONNECTOR)
Page. 35	CRT CONNECTOR
Page. 36	HDMI CONNECTOR
Page. 37~38	AUDIO
Page. 39	LOM(RTL8103EL)
Page. 40	MEMORY CARD (3 IN 1)
Page. 41	WLAN
Page. 42	HDD / ODD
Page. 43	MICOM
Page. 44	KBD CONN & TOUCHPAD
Page. 45	LED LOGIC
Page. 46	USB CONNECTOR
Page. 47	BLUETOOTH
Page. 48	CHARGER
Page. 49	P3.3V_AUX / P5.0V_AUX / P12V_ALW
Page. 50	DDR2 POWER / VTT
Page. 51	CPU VRM
Page. 52	CHIPSET POWER(P1.1V)
Page. 53	CHIPSET POWER(P1.2V)
Page. 54	GFX POWER
Page. 55	gDDR3 POWER / P1.0V
Page. 56	SWITCHED POWER (P5.0V / P3.3V / P2.5V / P1.8V / P1.2_AUX)
Page. 57	POWER DISCHARGER
Page. 58	USB SUB BOARD_POWER SWITCH
Page. 59	SUB BOARDS
Page. 60	MOUNT HOLES
Page. 61	TEST POINTS

DRAW	XIE, BIN	DATE	10/10/2008	TITLE	Bremen-D	SAMSUNG
CHECK	GUO, LEI	DEV. STEP	PV	MAIN		ELECTRONICS
APPROVAL	LEE, BC	REV	1.0	COVER	PART NO.	BA41-xxxxxA
MODULE CODE	LAST EDIT		October, 28, 2009 11:35:37 AM		PAGE	1 OF

THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.



BOARD INFORMATION

SCHEMATIC ANNOTATIONS AND BOARD INFORMATION

Voltage Rails

VDC	Primary DC system power supply (7 to 21V)
CPU_CORE	Core Voltage for CPU
EGFX_CORE	Core Voltage for GPU
P1.1V	VTT for RX881
P1.2V	Core Voltage for SB710, CPU_VDLT, RX881
P3.3V_MICOM	3.3V always power rail (for Micom)
P1.5V	1.5V switched power rail (off in S3-S5)
P1.8V	1.8V switched power rail (off in S3-S5)
P1.8V_AUX	1.8V power rail for DDR (off in S4-S5)
P1.0V	0.9V power rail for DDR (off in S3-S5)
P2.5V	2.5V switched power rail (off in S3-S5)
P3.3V	3.3V switched power rail (off in S3-S5)
P3.3V_AUX	3.3V switched on power rail (off in S4-S5)
P5.0V	5.0V switched power rail (off in S3-S5)
P5.0V_AUX	5.0V switched on power rail (off in S4-S5)
P5.0V_STB	5.0V always power rail
P12.0V_ALW	12.0V always power rail

Crystal / Oscillator

TYPE	FREQUENCY	DEVICE	USAGE
Crystal	32.768KHz	SB710	Real Time Clock
Crystal	10MHz	MICOM	MEC1308-NU
Crystal	14.318MHz	CLOCK-Generator	CK-505
Crystal	25MHz	LAN	88E8040
Crystal	25MHz	SATA	SB710

I²C / SMB Address

Devices	Address	Hex	Bus
S710	Master	-	SMBUS Master
CPU Thermal Sensor	0111 101x	7Ah	Thermal Sensor
SODIMM0	1010 000x	A0h	-
SODIMM1	1010 010x	A4h	-
Thermal Sensor on SODIMM0	0011 000x	30h	-
Thermal Sensor on SODIMM1	0011 010x	34h	-
CK-505M (Clock Generator)	1101 0010	D2h	Clock, Unused Clock Output Disable
Gfx (DTS)		41h	Gfx Thermal SMBUS Slave ID

USB PORT Assign

PORT #	ASSIGNED TO
0	SYSTEM PORT 0
1	SYSTEM PORT 1
2	NC
3	NC
4	3 IN 1
5	Bluetooth
6	SYSTEM PORT 2
7	NC
8	Camera
9	NC
10	NC

PCI Express Assign

PORT #	ASSIGNED TO
0	Mini Card (WLAN)
1	NC
2	LOM
3	NC
4	NC
5	NC

LCD Pannel Detect (TBD)

Devices	Resolution	PANNEL_DETECT_0(strap0)
---------	------------	-------------------------

REVISION HISTORY


See rev notes for more information.

DRAW	H.J.Ra	DATE	08/18/2009	TITLE	Bremen-D	SAMSUNG
CHECK	K.Y.Kim	DEV. STEP	ADV1	MAIN	MAIN	ELECTRONICS
APPROVAL	H.K.Park	REV	1.1	BOARD INFORMATION	PART NO.	BA41-xxxxxA
MODULE CODE		LAST EDIT	October 10, 2009 16:50:44 PM	PAGE	3	OF 61

POWER DIAGRAM

Rev 0.3

SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.



Power On/Off Table by S-state


Rail	S0	S3	S4	S5
State				
+V*A(LWS)	ON	ON	ON	ON
+V*LAN	ON	ON	ON	ON
+1.8V_AUX	ON	ON	ON	ON
+0.9V_AUX	ON	ON	ON	ON
+V*AUX	ON	ON	ON	ON
+V	ON	ON	ON	ON
+V* (CORE)	ON	ON	ON	ON

DRAW	H.J.Ra	DATE	08/18/2009	TITLE	Bremen-D MAIN POWER DIAGRAM	SAMSUNG ELECTRONICS
CHECK	K.Y.Kim	DEV. STEP	ADV1			PART NO. BA41-xxxxxA
APPROVAL	H.K.Park	REV	1.1			
MODULE CODE		LAST EDIT	October 10, 2009 16:50:44 PM	PAGE	4	OF 61

SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

POWER RAILS ANALYSIS

Rev. 0.1




Value by Datasheet/Application notes (Value by measurement)

DRAW	H.J.Ra	DATE	08/18/2009	TITLE	Bremen-D MAIN POWER RAILS ANALYSIS	SAMSUNG ELECTRONICS
CHECK	K.Y.Kim	DEV. STEP	ADV1			PART NO. BA41-xxxxxA
APPROVAL	H.K.Park	REV	1.1			
MODULE CODE		LAST EDIT				
				October 10, 2009 16:50:44 PM	PAGE	5 OF 61


M-2) KBC3 ME PWRON = 15) KBC3 PWRON

(SLPS4* = S4 STATE*) > SLPM* > SLPS3*


(SLPS4* = SLPM*) > S4_STATE* > SLPS3*








DRAW	H.J.Ra	DATE	9/23/2008	Bremen-D MAIN POWER SEQUENCE	SAMSUNG ELECTRONICS		
CHECK	K.Y.Kim	DEV. STEP	ADV1		PART NO. BA41-xxxxxA		
APPROVAL	H.K.Park	REV	1.1				
MODULE CODE	undefined	LAST EDIT	October 10, 2009 16:50:44 PM			PAGE	6



When connecting these nets,
the P/U of both CPU1_SIC and CPU1_SID
should be disconnected




DESIGN	H.J.Ra	DATE	9/23/2008	Bremen-D THERMAL SENSOR THERMAL SENSOR EMC2112		SAMSUNG ELECTRONICS	
CHECK	K.Y.Kim	DEV. STEP	ADV1				
APPROVAL	H.K.Park	REV	1.1				
MODULE CODE				LAST EDIT		October 10, 2009 16:50:44 PM	
						PAGE	8 OF 61



DRAW	H.J.Ra	DATE	9/23/2008	TITLE	Bremen-D CPU Caspian (1/3)	SAMSUNG ELECTRONICS
CHECK	K.Y.Kim	DEV. STEP	ADV1			PART NO. BA41-xxxxxA
APPROVAL	H.K.Park	REV	1.1			
MODULE CODE	undefined	LAST EDIT	October 10, 2009 16:50:44 PM	PAGE	9	OF 61


SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

CPU_Caspian




DRAW	H.J.Ra	DATE	9/23/2008	TITLE	Bremen-D CPU Caspian (2/3)	SAMSUNG ELECTRONICS PART NO. BA41-xxxxxA
CHECK	K.Y.Kim	DEV. STEP	ADV1			
APPROVAL	H.K.Park	REV	1.1			
MODULE CODE	undefined	LAST EDIT	October 10, 2009 16:50:44 PM	PAGE	10 OF 61	

CPU_Caspian



Bottom side decoupling






Decoupling between processor and Memory
Place close to processor as possible

DRAW	H.J.Ra	DATE	9/23/2008	TITLE	Bremen-D CPU Caspian (3/3)	SAMSUNG ELECTRONICS
CHECK	K.Y.Kim	DEV. STEP	ADV1			PART NO. BA41-xxxxxA
APPROVAL	H.K.Park	REV	1.1			
MODULE CODE	undefined	LAST EDIT	October 10, 2009 16:50:44 PM	PAGE	11	OF 61


THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

NB_RX881_AMD




DRAW	H.J.Ra	DATE	9/23/2008	Bremen-D MCH_DDR2 RX881 (1/3)			
CHECK	K.Y.Kim	DEV. STEP	ADV1				
APPROVAL	H.K.Park	REV	1.1				
MODULE CODE		LAST EDIT		October 10, 2009 16:50:44 PM	PAGE	13	OF 61

SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.




DRAW	H.J.Ra	DATE	9/23/2008	TITLE	Bremen-D	SAMSUNG
CHECK	K.Y.Kim	DEV. STEP	ADV1		MCH_DDR2	ELECTRONICS
APPROVAL	H.K.Park	REV	1.1		RX881 (2/3)	PART NO.
MODULE CODE	undefined	LAST EDIT	October 10, 2009 16:50:44 PM			BA41-xxxxxA
					PAGE	14 OF 61

SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.



DRAW	H.J.Ra	DATE	9/23/2008	TITLE	Bremen-D	SAMSUNG ELECTRONICS PART NO. BA41-xxxxxA
CHECK	K.Y.Kim	DEV. STEP	ADV1	MCH_DDR2		
APPROVAL	H.K.Park	REV	1.1	RX881 (3/3)		
MODULE CODE		LAST EDIT				
October 10, 2009 16:50:44 PM						PAGE 15 OF 61

DDR SO-DIMM #0



Place near SO-DIMM0

DRAW	H.J.Ra	DATE	9/23/2008	TITLE	Bremen-D
CHECK	K.Y.Kim	DEV. STEP	ADV1		SODIMM_DDR2
APPROVAL	H.K.Park	REV	1.1		SODIMM_DDR2 (1/2)
MODULE CODE		LAST EDIT			
				October 10, 2009 16:50:44 PM	PAGE 16 OF 61

SAMSUNG
ELECTRONICS
PART NO. BA41-xxxxxA

SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

DDR SO-DIMM #1

DDR2M1-1
DDR2-SODIMM-200P-RVS
1/2

DDR2M1-2
DDR2-SODIMM-200P-RVS
2/2


3709-001327

Place near SO-DIMM1


Pin	Signal	Pin	Signal
0	A0	5	DQ0
1	A1	6	DQ1
2	A2	7	DQ2
3	A3	8	DQ3
4	A4	9	DQ4
5	A5	10	DQ5
6	A6	11	DQ6
7	A7	12	DQ7
8	A8	13	DQ8
9	A9	14	DQ9
10	A10	15	DQ10
11	A11	16	DQ11
12	A12	17	DQ12
13	A13	18	DQ13
14	A14	19	DQ14
15	A15	20	DQ15
16	A16	21	DQ16
17	BA0	22	DQ17
18	BA1	23	DQ18
19	BA2	24	DQ19
20	BA3	25	DQ20
21	BA4	26	DQ21
22	BA5	27	DQ22
23	BA6	28	DQ23
24	BA7	29	DQ24
25	BA8	30	DQ25
26	BA9	31	DQ26
27	BA10	32	DQ27
28	BA11	33	DQ28
29	BA12	34	DQ29
30	BA13	35	DQ30
31	BA14	36	DQ31
32	BA15	37	DQ32
33	BA16	38	DQ33
34	BA17	39	DQ34
35	BA18	40	DQ35
36	BA19	41	DQ36
37	BA20	42	DQ37
38	BA21	43	DQ38
39	BA22	44	DQ39
40	BA23	45	DQ40
41	BA24	46	DQ41
42	BA25	47	DQ42
43	BA26	48	DQ43
44	BA27	49	DQ44
45	BA28	50	DQ45
46	BA29	51	DQ46
47	BA30	52	DQ47
48	BA31	53	DQ48
49	BA32	54	DQ49
50	BA33	55	DQ50
51	BA34	56	DQ51
52	BA35	57	DQ52
53	BA36	58	DQ53
54	BA37	59	DQ54
55	BA38	60	DQ55
56	BA39	61	DQ56
57	BA40	62	DQ57
58	BA41	63	DQ58
59	BA42	64	DQ59
60	BA43	65	DQ60
61	BA44	66	DQ61
62	BA45	67	DQ62
63	BA46	68	DQ63

Pin	Signal	Pin	Signal
112	VDD1	118	VSS16
113	VDD2	119	VSS17
114	VDD3	120	VSS18
115	VDD4	121	VSS19
116	VDD5	122	VSS20
117	VDD6	123	VSS21
118	VDD7	124	VSS22
119	VDD8	125	VSS23
120	VDD9	126	VSS24
121	VDD10	127	VSS25
122	VDD11	128	VSS26
123	VDD12	129	VSS27
124	VDD13	130	VSS28
125	VDD14	131	VSS29
126	VDD15	132	VSS30
127	VDD16	133	VSS31
128	VDD17	134	VSS32
129	VDD18	135	VSS33
130	VDD19	136	VSS34
131	VDD20	137	VSS35
132	VDD21	138	VSS36
133	VDD22	139	VSS37
134	VDD23	140	VSS38
135	VDD24	141	VSS39
136	VDD25	142	VSS40
137	VDD26	143	VSS41
138	VDD27	144	VSS42
139	VDD28		

THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.




SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.



DESIGN	H.J.Ro	DATE	9/3/2009	TITLE	Bremen-D GFX MADISON-LP	SAMSUNG ELECTRONICS PART NO. BA41-xxxxxA
CHECK	K.Y.Kim	DEV. STEP	ADV1			
APPROVAL	H.K.Park	REV	1.1			
MODULE CODE		LAST EDIT	October 10, 2009 16:50:44 PM	PAGE	20 OF 61	


THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.



DESIGN	H.J.Rø	DATE	9/3/2009	TITLE Bremen-D GFX MADISON-LP	SAMSUNG ELECTRONICS
CHECK	K.Y.Kim	DEV. STEP	ADV1		
APPROVAL	H.K.Park	REV	1.1		
MODULE CODE		LAST EDIT			
				October 10, 2009 16:50:44 PM	PAGE 22 OF 61

PARK-XT M2 doesn't use A-channel

Nostuff this sheet



DESIGN	H. J. Ra	DATE	9/3/2009	TITLE Bremen-D GRAPHICS MEMORY gDDR3	SAMSUNG ELECTRONICS
CHECK	K. Y. Kim	DEV. STEP	ADV1		
APPROVAL	H. K. Park	REV	1.1		
MODULE CODE	LAST EDIT		October 10, 2009 16:50:44 PM		


SAMSUNG PROPRIETARY

THIS DOCUMENT CONTAINS CONFIDENTIAL
 PROPRIETARY INFORMATION THAT IS
 SAMSUNG ELECTRONICS CO.'S PROPERTY.
 DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
 EXCEPT AS AUTHORIZED BY SAMSUNG.

A-channel Upper Data

PARK-XP M2 doesn't use A-channel


Nostuff this sheet!



DESIGN	H.J.Ro	DATE	9/3/2009	TITLE	Bremen-D GRAPHICS MEMORY gDDR3	SAMSUNG ELECTRONICS PART NO. BA41-xxxxxA
CHECK	K.Y.Kim	DEV. STEP	ADV1			
APPROVAL	H.K.Park	REV	1.1			
MODULE CODE		LAST EDIT	October 10, 2009 16:50:44 PM	PAGE	24 OF 61	


THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

B-channel Lower Data



SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

B-channel Upper Data



DESIGN	H.J.Ro	DATE	9/3/2009	TITLE	Bremen-D
CHECK	K.Y.Kim	DEV. STEP	ADV1	GRAPHICS MEMORY	
APPROVAL	H.K.Park	REV	1.1	gDDR3	
MODULE CODE		LAST EDIT	October 10, 2009 16:50:44 PM	PAGE	26 OF 61

SAMSUNG
ELECTRONICS
PART NO. BA41-xxxxxA

Park XT Straps

TX_PWRS_ENB
PCIE FULL TX OUTPUT SWING (Internal P/D)
0 : 50% TX OUTPUT SWING
=> LOW LOSS INTERCONNECT
1 : FULL TX OUTPUT SWING


GFX3_GPI00


R165 1% 10K

P3.3V

AUD[1:0] (Internal P/D)
00 : No Audio Function
01 : Audio for DisplayPort only
10 : Audio for DisplayPort and HDMI if dongle is detected
11 : Audio for Both Display & HDMI

P3.3V

CRT3_HSYNC  R84 1% 10K

CRT3_VSYNC  R83 1% 10K

TX_DEEMPH_EN
PCIe TRANSMITTER DE-EMPHASIS ENABLE (Internal P/D)
0 : TX DE-EMPHASIS Disabled (eg. on-board)
1 : TX DE-EMPHASIS Enabled (eg. MXM)

GFX3_GPIO1

R164 10K 1%

P3.3V

BIOS_ROM_EN => GPIO_22_ROMCSB (Internal P/D)
If BIOS_ROM_EN=1, ROMCFGID[2:0] (Internal P/D)
If BIOS_ROM_EN=0, Memory Aperture Size (Internal P/D)




GF3X_GPIO(13 : 11)



000 : 128MB
001 : 256MB
010 : 64MB
011 : RESERVED
1XX : RESERVED

The diagram shows three GF3X_GPIO pins connected to a P3.3V supply through resistors:

- GF3X_GPIO13 is connected to P3.3V through resistor R162 (10K 1%).
- GF3X_GPIO12 is connected to P3.3V through resistor R160 (10K 1%).
- GF3X_GPIO11 is connected to P3.3V through resistor R161 (10K 1%).

BIF_GEN2_EN_A
0: 2.5GT/s CAPABLE FOR PCIe DEVICE
1: 5.0GT/s CAPABLE FOR PCIe DEVICE
=> 5.0GT/s CAPABILITY WILL BE
CONTROLLED BY SOFTWARE


GFX3_GPIO2   R157 10K 1%  P3.3V

 R158 10K 1% 

DESIGN	H.J.Ra	DATE	9/3/2009	Bremen-D GFX MADISON-LP		SAMSUNG ELECTRONICS	
CHECK	K.Y.Kim	DEV. STEP	ADV1			PART NO.	BA14-xxxxxA
APPROVAL	H.K.Park	REV	1.1				
MODULE CODE		LAST EDIT	October 10, 2009 16:50:44 PM			PAGE	27 OF 61

SAMSUNG PROPRIETARY

THIS DOCUMENT CONTAINS CONFIDENTIAL
 PROPRIETARY INFORMATION THAT IS
 SAMSUNG ELECTRONICS CO.'S PROPERTY.
 DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
 EXCEPT AS AUTHORIZED BY SAMSUNG.




DESIGN	H.J.Ro	DATE	9/3/2009	TITLE	Bremen-D ICH SB710 (1/5)	SAMSUNG ELECTRONICS PART NO. BA41-xxxxxA
CHECK	K.Y.Kim	DEV. STEP	ADV1			
APPROVAL	H.K.Park	REV	1.1			
MODULE CODE		LAST EDIT	October 10, 2009 16:50:44 PM	PAGE	28 OF 61	


SAMSUNG PROPRIETARY

THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.


USB1: 6: Right Port
USB0: Left Port
USB5: Bluetooth
USB8: Camera
USB4: 3-in-1



THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.




SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.




DEBUG STRAPS

	PCI3_AD(28)	PCI3_AD(27)	PCI3_AD(26)	PCI3_AD(25)	PCI3_AD(24)	PCI3_AD(23)
STRAP HIGH	USE LONG RESET	USE PCI PLL	USE ACPI BCLK	USE IDE PLL	USE DEFAULT PCIE STRAPS	BOOTFAILTIMER DISABLED
STRAP LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	BOOTFAILTIMER ENABLED



	PCI3_CLK2	PCI3_CLK3	PCI3_CLK4	PCI3_CLK5	LPC3_CLK0	LPC3_CLK1	RTC_CLK	AUD_RST#
STRAP HIGH	BOOTFAIL TIMER ENABLED	USER DEBUG STRAPS	RESERVED	RESERVED	EC ENABLED	CLKGEN ENABLED	INTERNAL RTC	ENABLE PCI MEM BOOT
STRAP LOW	BOOTFAIL TIMER DISABLED	IGNORE DEBUG STRAPS	RESERVED	RESERVED	EC DISABLED	CLKGEN DISABLED	EXRERNAL RTC (PD on X1, Apply 32KHz to RTC_CLK)	DISABLE PCI MEM BOOT




Remove SB_TEST pins for mass production. (For ASIC debug only - AMD)


DRAW	H.J.Ra	DATE	9/23/2008	Bremen-D ICH SB710 STRAPS (5/5)		SAMSUNG ELECTRONICS	
CHECK	K.Y.Kim	DEV. STEP	ADV1				
APPROVAL	H.K.Park	REV	1.1				
				PART NO.		BA41-XXXXXA	
MODULE CODE		LAST EDIT		October 10, 2009 16:50:44 PM		PAGE	32 OF 61

SPI_BIOS_ROM

8MBit




80H DECODER CONNECTOR



02	VERIFY REAL MODE	66	CONFIGURE ADVANCE CACHE REG.
03	DISABLE NMI	6A	DISPLAY EXTERNAL CACHE SIZE
04	GET CPU TYPE	6B	DISPLAY SHADOW MESSAGE
06	INIT SYSTEM H/W	6C	DISPLAY NON-DISPOSABLE SEGMENT
08	INIT CHIPSET REG.	70	DISPLAY ERROR MESSAGE
09	SET IN POST FLAG	72	CHECK FOR CONFIGURATION ERROR
0A	INIT CPU REG	74	TEST REAL-TIME CLOCK
0B	CPU CACHE ON	76	CHECK FOR KEYBOARD ERROR
0C	INIT CACHE TO POST	78	SETUP HARDWARE INTERRUPT VECTOR
0E	INIT I/O VALUE	7E	TEST COPROCESSOR IF PRESENT
0F	ENABLE THE L-BUS IDE	80	DISABLE ON-BOARD I/O PORT
10	INIT POWER MANAGER	82	DETECT AND INSTALL EXT RS232C
11	LOAD ALTERNATE REG	84	DETECT AND INSTALL EXT PARALLEL
13	PCI BUS MASTER RESET	86	RE-INIT ON-BOARD I/O PORT
	WITH INITIAL POST VALUE	88	INIT BIOS DATA ROM
14	INIT KEYBOARD CONTROLLER	8A	INIT EXTENDED BIOS DATA AREA
16	CHECK CHECKSUM	8C	INIT FDD CONTROLLER
18	8254 TIMER INIT	8E	SHADOW OPTION ROMS
1A	8237 DMA CONTROLLER INIT	9C	SETUP POWER MANAGEMENT
1C	RESET INTERRUPT CONTROLLER	9E	ENABLE H/W INTERRUPT
20	TEST DRAM REFRESH	A0	SET TIME OF DAY
22	TEST 8742 KEYBOARD CONTROLLER	A4	INIT TYPEMATIC RATE
24	SET ES SEGMENT REG. TO 4GB	A8	ERASE F2 PROMPT
26	ENABLE A20	AA	SCAN FOR F2 KEY STROKE
28	AUTO SIZING DRAM	AC	ENTER SETUP
32	COMPUTE THE CPU SPEED	AE	CLEAR IN POST FLAG
34	TEST CMOS RAM	B0	CHECK FOR ERRORS
38	SHADOW SYSTEM BIOS ROM	B2	POST DONE-PREPARE TO BOOT O/S
3A	AUTO SIZING CACHE	B4	ONE BEEP
3C	CONFIGURE ADVANCED CHIPSET REG.	B6	CHECK PASSWORD (OPTION)
3E	LOAD ALTER REG. WITH CMOS VALUE	B8	ACPI INIT
42	INIT BIOS INTERRUPT	BA	DMI INIT
44	INIT INTERRUPT VECTOR	BE	CLEAR SCREEN
46	CHECK ROM COPYRIGHT NOTICE	C0	TRY BOOT WITH INT19
47	INIT I20 SUPPORT IF INSTALLED	D0	INTERRUPT HANDLER ERROR
48	CHECK VIDEO CONFIGURE AGAINST CMOS	D2	UNKNOWN INTERRUPT ERROR
49	INIT PCI BUS AND DEVICE	D4	PENDING INTERRUPT ERROR
4A	INIT ALL VIDEO BIOS ROM	D6	SHUTDOWN 5
4C	SHADOW VIDEO BIOS ROM	D8	SHUTDOWN ERROR
50	DISPLAY CPU TYPE AND SPEED	DA	EXTENDED BLOCK MOVE
52	TEST KEYBOARD	DC	SHUTDOWN 10
54	SET KEYCLICK IF ENABLED	DE	ENABLE NMI
56	ENABLE KEYBOARD	E0	INIT HDD CONTROLLER
58	TEST FOR UNEXPECTED INTERRUPTS	E1	INIT LOCAL BUS HDD CONTROLLER
5A	DISPLAY * PRESS * SETUP *	E2	JUMP TO USER PATCH 2
5C	TEST RAM BETWEEN 512K AND 640K	E4	DISABLE A20 ADDRESS LINE
60	TEST EXTENDED MEMORY	E6	CLEAR HUGE ES SEGMENT REG.
62	TEST EXTENDED MEMORY ADDRESS LINE	E8	SEARCH FOR OPTION ROMS
64	JUMP TO USER PATCH 1		


Pins for ICT FREE
should be rearranged.



DRAW	H.J.Ra	DATE	9/23/2008	TITLE	Bremen-D	SAMSUNG
CHECK	K.Y.Kim	DEV. STEP	ADV1		SPI_BIOS_ROM	ELECTRONICS
APPROVAL	H.K.Park	REV	1.1		SPI_BIOS_ROM	PART NO.
MODULE CODE		LAST EDIT				BA41-xxxxxA
October 10, 2009 16:50:44 PM						PAGE 33 OF 61


LVDS

Backlight On




LCD Power


EBL Purpose



LED Power



Camera + LCD Connector





DESIGN	H.J.Ra	DATE	9/23/2008	TITLE	Bremen-D GRAPHICS_IF LVDS	SAMSUNG ELECTRONICS
CHECK	K.Y.Kim	DEV. STEP	ADV1			BA41-xxxxxA
APPROVAL	H.K.Park	REV	1.1			
MODULE CODE		LAST EDIT				
				October 10, 2009 16:50:44 PM	PAGE 34 OF 61	

SAMSUNG PROPRIETARY

THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

CRT

CRT CONNECTOR



Check "CRT3_DDCCCLK/DATA" Voltage Level
2N06 Can be replaced with SM6K2




DESIGN	H.J.Ra	DATE	9/23/2008	TITLE	Bremen-D	SAMSUNG
CHECK	K.Y.Kim	DEV. STEP	ADV1		GRAPHICS_IF	ELECTRONICS
APPROVAL	H.K.Park	REV	1.1		CRT	PART NO.
MODULE CODE		LAST EDIT				BA41-xxxxxA
				October 10, 2009 16:50:44 PM	PAGE	35 OF 61

HDMI

SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

HDMI


FOR HDMI VERIFICATION TEST



J511 HDMI-19P-FEMALE


1 TMD5_DATA2
2 TMD5_DATA2_SHIELD
3 TMD5_DATA2
4 TMD5_DATA1
5 TMD5_DATA1_SHIELD
6 TMD5_DATA1
7 TMD5_DATA0
8 TMD5_DATA0_SHIELD
9 TMD5_DATA0
10 TMD5_CLOCK
11 TMD5_CLOCK_SHIELD
12 TMD5_CLOCK
13 CEC
14 RESERVED
15 SCL
16 SDA
17 DDC_GROUND
18 5V_POWER
19 HOT_PLUG_DETECT

3701-001597




DESIGN	H.J.R.	DATE	8/14/2009	TITLE	Bremen-D HDMI HDMI	SAMSUNG ELECTRONICS
CHECK	K.Y.Kim	DEV. STEP	ADV1			PART NO. BA41-xxxxxA
APPROVAL	H.K.Park	REV	1.1			
MODULE CODE		LAST EDIT	October 10, 2009 16:50:44 PM	PAGE	36	OF 61

HEADPHONE(BLACK)



MIC JACK(BLACK)




DESIGN	H.J.Ra	DATE	9/23/2008	TITLE	Bremen-D	SAMSUNG
CHECK	K.Y.Kim	DEV. STEP	ADV1		HDA_CODEC	ELECTRONICS
APPROVAL	H.K.Park	REV	1.1		AUDIO INPUT/OUTPUT	PART NO. BA41-xxxxxA
MODULE CODE		LAST EDIT	October 10, 2009 16:50:44 PM	PAGE	38	OF 61

SAMSUNG PROPRIETARY

THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

LAN Controller (88E8040)




DESIGN	H.J.Ra	DATE	9/23/2008	TITLE	Bremen-D LAN LAN_MARVELL_8040	SAMSUNG ELECTRONICS
CHECK	K.Y.Kim	DEV. STEP	ADV1			
APPROVAL	H.K.Park	REV	1.1			BA41-xxxxxA
MODULE CODE		LAST EDIT	October 10, 2009 16:50:44 PM	PAGE	39	OF 61

SAMSUNG PROPRIETARY


THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

3 IN 1 CARD (AU6336)



DESIGN	H.J.Ra	DATE	9/23/2008	TITLE	Bremen-D MULTICARD 3 IN 1 CARD	SAMSUNG ELECTRONICS
CHECK	K.Y.Kim	DEV. STEP	ADV1			PART NO. BA41-xxxxxA
APPROVAL	H.K.Park	REV	1.1			
MODULE CODE		LAST EDIT		October 10, 2009 16:50:44 PM	PAGE 40 OF 61	


WLAN, 4mm




DESIGN	H.J.Ra	DATE	9/23/2008	Bremen-D MINI_PCIE_CONN WLAN		SAMSUNG ELECTRONICS		
CHECK	K.Y.Kim	DEV. STEP	ADV1			PART NO.	BA41-xxxxxxA	
APPROVAL	H.K.Park	REV	1.1					
MODULE CODE	LAST EDIT			October 10, 2009 16:50:44 PM	PAGE	41	OF	61

SATA I/F CONN

SATA HDD CONN



MAIN TO SUB SATA ODD CONN




DESIGN	H.J.Ra	DATE	9/23/2008	TITLE	Bremen-D SATA_DEVICES	SAMSUNG ELECTRONICS
CHECK	K.Y.Kim	DEV. STEP	ADV1			PART NO. BA41-xxxxxA
APPROVAL	H.K.Park	REV	1.1		HDD & ODD SUB CONNECTOR	
MODULE CODE		LAST EDIT	October 10, 2009 16:50:44 PM	PAGE	42	OF 61

SAMSUNG PROPRIETARY

THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

MICOM_MEC1308



MICOM Crisis Update


Condition: P90=P91=P92=High(MICOM_P3V)
MD0=MD1=Low(0V)
Serial Port: P84 & P85

DRAW	H.J.Ra	DATE	9/23/2008	TITLE	Bremen-D	SAMSUNG
CHECK	K.Y.Kim	DEV. STEP	ADV1		MICOM	ELECTRONICS
APPROVAL	H.K.Park	REV	1.1		MICOM_SMSC MEC1308	PART NO.
MODULE CODE		LAST EDIT				BA41-xxxxxA
					October 10, 2009 16:50:44 PM	PAGE 43 OF 61


SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

Micom Glue Logic


KEYBOARD




TOUCHPAD





TOUCHPAD LED



TOUCHPAD BUTTON



LID SWITCH




Keyboard Mount(for 15")



DESIGN	H.J.Ra	DATE	9/23/2008	TITLE	Bremen-D MICOM GLUE LOGIC KEYBOARD & TOUCHPAD	SAMSUNG ELECTRONICS
CHECK	K.Y.Kim	DEV. STEP	ADV1			PART NO. BA41-xxxxxA
APPROVAL	H.K.Park	REV	1.1			
MODULE CODE		LAST EDIT	October 10, 2009 16:50:44 PM	PAGE	44	OF 61


LEDs

FUNCTION KEY LED



ADAPTERIN/CHARGING LED




DRAW	H.J.Ra	DATE	9/23/2008	Bremen-D LED_SWITCH LED_SWITCH		
CHECK	K.Y.Kim	DEV. STEP	ADV1			
APPROVAL	H.K.Park	REV	1.1			
MODULE CODE	LAST EDIT				October 10, 2009 16:50:44 PM	PAGE 45 OF 61

SAMSUNG PROPRIETARY


THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

USB Single connector




DESIGN	H.J.Ra	DATE	9/23/2008	TITLE	Bremen-D
CHECK	K.Y.Kim	DEV. STEP	ADV1	USB_CONN	
APPROVAL	H.K.Park	REV	1.1	USB	
MODULE CODE		LAST EDIT		October 10, 2009 16:50:44 PM	
				PAGE	46 OF 61

SAMSUNG	
ELECTRONICS	
PART NO.	BA41-xxxxxA



SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

CHARGE & POWER MANAGEMENT




THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

[illegible]

THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

DDR2 VTT(0.9V_AUX)



DRAW	H.J.Ra	DATE	9/23/2008	Bremen-D PWR_MEMORY DDR2 POWER		SAMSUNG ELECTRONICS	
CHECK	K.Y.Kim	DEV. STEP	ADV1				
APPROVAL	H.K.Park	REV	1.1				
MODULE CODE		LAST EDIT		October 10, 2009 16:50:44 PM	PAGE	50	OF 61


SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

CPU VRM [INTERSIL]

VDD Freq = $(R_VW \& COMP / 2.33 + 0.29) \mu S$
: 342.6KHz@6.8Kohm
VDD_NB Freq = $1 / ((1.5*10^{-6}) * Rfsetnb) Hz$
: 303KHz@22Kohm

OFS/VFIXEN(1Pin)		VFIXEN VID CODES		
OFS	VFIXEN	SVC	SVD	VOUT
3.3V	Disable	0	0	1.4V
GND	Enable	0	1	1.2V
5V	Disable	1	0	1.0V
5V	Enable	1	1	0.8V

Pre-PWROK Metal VID		
SVC	SVD	VOUT
0	0	1.1V
0	1	1.0V
1	0	0.9V
1	1	0.8V




DRAW	H.J.Ra	DATE	9/23/2008	TITLE	Bremen-D
CHECK	K.Y.Kim	DEV. STEP	ADV1		PWR CPU MV ISL6265HRT
APPROVAL	H.K.Park	REV	1.1		CPU VRM
MODULE CODE	undefined	LAST EDIT	October 10, 2009 16:50:44 PM	PAGE	51 OF 61

SAMSUNG
ELECTRONICS
PART NO.
BA41-xxxxxA

SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

CHIPSET POWER(P1.1V)




DESIGN	H.J.Ro	DATE	9/3/2009	TITLE	Bremen-D PWR MV RX881 P1.1V	SAMSUNG ELECTRONICS PART NO. BA41-xxxxxA
CHECK	K.Y.Kim	DEV. STEP	ADV1			
APPROVAL	H.K.Park	REV	1.1			
MODULE CODE		LAST EDIT	October 10, 2009 16:50:44 PM	PAGE	52 OF 61	

SAMSUNG PROPRIETARY

THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

CHIPSET POWER(P1.2V)



DRAW	H.J.Ra	DATE	9/23/2008	TITLE	Bremen-D	SAMSUNG
CHECK	K.Y.Kim	DEV. STEP	ADV1	PWR MV RX881	ELECTRONICS	
APPROVAL	H.K.Park	REV	1.1	P1.2V	PART NO.	BA41-xxxxxA
MODULE CODE	undefined	LAST EDIT	October 10, 2009 16:50:44 PM	PAGE	53	OF 61

THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

[illegible][illegible]


DRAW	H.J.Ra	DATE	9/23/2008	<div>Bremen-D</div> <div>PWR GFX MEMORY</div> <div>gDDR3 POWER</div>		<div>SAMSUNG</div> <div>ELECTRONICS</div>	
CHECK	K.Y.Kim	DEV. STEP	ADV1				
APPROVAL	H.K.Park	REV	1.1				
MODULE CODE		LAST EDIT		October 10, 2009 16:50:44 PM	PAGE	55	OF 61

SAMSUNG PROPRIETARY


THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

Switched Power


Switched Power On (P3.3V)




P2.5V




Switched Power On (P5.0V)



Switched Power On (P1.8V)




P1.2V_AUX



DESIGN	H.J.Ro	DATE	8/22/2009	TITLE	Bremen-D PWR_MV_SWITCHED SWITCHED POWER	SAMSUNG ELECTRONICS
CHECK	K.Y.Kim	DEV. STEP	ADV1			PART NO. BA41-xxxxxA
APPROVAL	H.K.Park	REV	1.1			
MODULE CODE		LAST EDIT	October 10, 2009 16:50:44 PM	PAGE	56	OF 61

POWER DISCHARGER





DRAW	H.J.Ra	DATE	9/23/2008	Bremen-D PWR_MV_DISCHARGER DISCHARGER LOGIC		SAMSUNG ELECTRONICS					
CHECK	K.Y.Kim	DEV. STEP	ADV1								
APPROVAL	H.K.Park	REV	1.1	PART NO.				BA41-XXXXXA			
MODULE CODE	undefined		LAST EDIT			October 10, 2009 16:50:44 PM		PAGE	57	OF	61

SAMSUNG PROPRIETARY


THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

2 USB PORT & POWER S/W SUB B'D


SUB TO MAIN USB CONN



Power ON LED



Power Button



USB sub board mount hole


DRAW	H.J.Ra	DATE	9/23/2008	TITLE	Bremen-D SUB BOARD1	SAMSUNG ELECTRONICS
CHECK	K.Y.Kim	DEV. STEP	ADV1			
APPROVAL	H.K.Park	REV	1.1		USB PORT, POWER SW SUB BOARD	PART NO. BA41-xxxxxA
MODULE CODE		LAST EDIT	October 10, 2009 16:50:44 PM	PAGE	58	OF 61

SAMSUNG PROPRIETARY



THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

SATA ODD SUBBOARD

SATA ODD CONN



SUB TO MAIN SATA ODD CONN



ODD sub board mount hole

DRAW	H.J.Ra	DATE	9/23/2008	TITLE	Bremen-D SUB BOARD2 SATA ODD SUB BOARD	SAMSUNG ELECTRONICS
CHECK	K.Y.Kim	DEV. STEP	ADV1			PART NO. BA41-xxxxxA
APPROVAL	H.K.Park	REV	1.1			
MODULE CODE	undefined	LAST EDIT	October 10, 2009 16:50:44 PM	PAGE	59	OF 61

THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

Diagram 1: VDC source connected to capacitor C1073 (100nF, 25V), which is connected to ground.

Diagram 2: VDC source connected to capacitor C1086 (100nF, 25V), which is connected to ground.

Diagram 3: VDC source connected to capacitor C595 (100nF, 25V), which is connected to ground.

Diagram 4: VDC source connected to capacitor C756 (100nF, 25V), which is connected to ground.

Diagram 5: VDC source connected to capacitor C750 (100nF, 25V), which is connected to ground.

The schematic diagram illustrates the power supply section of the PCB. It features three main power input points: VDC, P5.0V, and P5.0V_AUX. Each input point is connected to a 100nF, 25V capacitor. The VDC input is connected to a 100nF, 25V capacitor (C1090) and a 100nF, 25V capacitor (C1091). The P5.0V input is connected to a 100nF, 25V capacitor (C1085) and a 100nF, 25V capacitor (C1087). The P5.0V_AUX input is connected to a 100nF, 25V capacitor (C1042) and a 100nF, 25V capacitor (C1072). The P5.0V input is also connected to a 100nF, 25V capacitor (C912) and a 100nF, 25V capacitor (C401). The P5.0V_AUX input is connected to a 100nF, 25V capacitor (C1088).

DRAW	H.J.Ra	DATE	9/23/2008	<div style="text-align: center;"> Bremen-D MAIN MOUNT HOLE </div>	<div style="text-align: center;"> SAMSUNG ELECTRONICS </div>
CHECK	K.Y.Kim	DEV. STEP	ADV1		
APPROVAL	H.K.Park	REV	1.1		
PART NO.					
MODULE CODE	LAST EDIT			October 10, 2009 16:50:44 PM	PAGE 60 OF 61

THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

AD0T3_SEL#
ANS_CHGVR_BG_MN
ANS_CHGVR_VDC_ADPT_RQ_MN
ANS_CHGVR_VDC_CHG_BJ_MN
ANS_CHSETVR_BG_MN
ANS_CPVVR_B1_MN
ANS_CPVVR_B2_MN
ANS_CPVVR_VDD_BG_MN
ANS_CDSVR_BG_MN
ANS_CDFVR_BG_MN
ANS_DDDR3VR_LGATE_MN
ANS_SYSVR_B01_MN
ANS_SYSVR_B02_MN
AUX3_PUROR
BAT3_DETECT#
BAT3_SMCLK#
BAT3_SMDATA#
BIOS_Q_R_MN
BIOS_W_R_MN
B_V5_VREF_R_MN
CHSETSVR_P1_2V_TON_MN
CHGVR_ACLM_MN
CHGVR_ACLM_TON_MN
CHGVR_BAT3_DETECT#_CBJ_MN
CHGVR_BAT3_SMCLK#_CBJ_MN
CHGVR_BAT3_SMDATA#_CBJ_MN
CHGVR_CHLM_MN
CHGVR_CHLM_RQ_MN
CHGVR_CSTM_MN
CHGVR_CSPM_MN
CHGVR_CSON_MN
CHGVR_CSON_TON_MN
CHGVR_CSON_TON_MN
CHGVR_CJACK_RQ_MN
CHGVR_DCPRN_MN
CHGVR_DCSN_MN
CHGVR_EN_MN
CHGVR_ICM_MN
CHGVR_ICM_RC_MN
CHGVR_ICOMP_MN
CHGVR_KBC3_CHG4_2V_RQ_MN
CHGVR_KBC3_PRC_CHG4_RQ_MN
CHGVR_P3_3V_MITOM_RQ_MN
CHGVR_PHASE_LR_MN
CHGVR_SGATE_MN
CHGVR_SGATE_RRQ_MN
CHGVR_VADJ_MN
CHGVR_VADJ_RQ_MN
CHGVR_VCOMP_MN
CHGVR_VCOMP_RC_MN
CHGVR_VOOD_P3_MN
CHGVR_VOOD_P3_MN
CHP3_BIOSUP#
CHP3_BIOS_CRJ#
CHP3_INTRUDER#
CHP3_NG_PARDQ
CHP3_RFFO#
CHP3_RTCCLK
CHP3_RTCSTR5_R_D_MN
CHP3_SATAL#_LED_MN
CHP3_SB_TESTO
CHP3_SB_TESTI1
CHP3_SB_TEST2
CHP3_SEFIR#
CHP3_SLP3#
CHP3_SLP5#
CHP3_SUSTAT#
CHP3_THRMTRIP#
CHSETVIR_EN_FSW_MN
CHSETVIR_P1_2V_EN_MN
CHSETVIR_P1_2V_FB_MN
CHSETVIR_P1_2V_OCSN_MN
CHSETVIR_P1_2V_POK_MN
CHSETVIR_P1_2V_VCC_MN
CHSETVIR_PG00D_MN
CHSETVIR_TON_MN
CHSETVIR_TRIP_MN
CHSETVIR_VCC_MN
CHSETVIR_VEB_MN

CPU1_LDTRE#
CPU1_ALL_LDTSTP
CPU1_LDTRST#
CPU1_LDTSTP#
CPU1_PROCHOT#
CPU1_PWRGDCEP
CPU1_SIC
CPU1_SIO
CPU1_SVC
CPU1_SVD
CPU1_THMRTRIP#
CPU1_VDDIO_FB
CPU1_VDDIO_FB#
CPU1_VDDNB_FB
CPU1_VDDNB_FB#
CPU1_VDD_FB
CPU1_VDD_FB#
CPU1_VTTSENSE
CPUVR_COMP_0_MN
CPUVR_COMP_NB_MN
CPUVR_ENABLE_MN
CPUVR_FB_0_MN
CPUVR_FB_NB_MN
CPUVR_FSET_NB_MN
CPUVR_IPT_0_MN
CPUVR_OCSET_MN
CPUVR_OFS_VFIXEN_MN
CPUVR_RBIAS_MN
CPUVR_RIM_MN
CPUVR_VDIFF_0
CPUVR_VIN_MN
CPUVR_VSEN1_MN
CPUVR_VW_0_MN
CPU_VDDA0_R_MN
CPU_VDDA1_B_MN
CRT3_BLUE
CRT3_BLUE_L_MN
CRT3_DDCCLK
CRT3_DDCDATA
CRT3_GREEN
CRT3_GREEN_L_MN
CRT3_HSYNC
CRT3_P5_OV_D_MN
CRT3_RED
CRT3_RED_L_MN
CRT3_VSYNC
CRT3_VSDCLK
CRT5_DDCDATA
CRT5_DDCDATA_CLK_D_MN
CRT5_HSYNC_R_MN
CRT5_HSYNC_R_MN
DDR3R_VREF_P1_MN
DDR3R_KBC3_PWRON_0V_75V_RQD_MN
DDR3R_PBC3_SUSPWR_RD0_MN
DDR3R_P5_0V_ALW_VREF_RQD_MN
DDR3R_PG00D_MN
DDR3R_TRIP_MN
DDR3R_TRIP_MN
DDR3R_VCC_MN
DDR3R_VCC_MN
DDR3R_VFB_MN
EGF_XVR_FB_MN
EGF_XVR_P1_MN
EGF_XVR_P1_0V_KBC3_PWRON_R_MN
EGF_XVR_P1_0V_P5_0V_AUX_MN
EGF_XVR_P1_0V_VREF_MN
EGF_XVR_P1_0V_VOUT_MN
EGF_XVR_SETO_MN
EGF_XVR_SE11_MN
EGF_XVR_SE12_MN
EGF_XVR_SREF_MN
EGF_XVR_VCC_MN
EGF_XVR_VO_MN
FAN3_FDBACK#
FANS_VDD
GDDR3R_EN_MN
GDDR3R_FB_MN
GDDR3R_OCSET_MN
GDDR3R_POK_MN
GDDR3R_TON_MN
GDDR3R_TOD_BR1
L03_2_EDIO_CLK

G00R3V3R_VCC.MN
 GF1X.MVREFDA.C.R.MN
 GF1X.MVREFSA.MN
 GF0X3.GPI02
 GF0X3.VOLTID0
 GF0X3.VOLTID1
 GF0X3.VOLTID2
 GF0X.AVDD0.B.MN
 GF0X.CLKTESTA.C.R.MN
 GF0X.DPA.VDDI0.B.MN
 GF0X.DPA.VDDI08.B.MN
 GF0X.DPCD.CALR.R.MN
 GF0X.DPEF.CALR.R.MN
 GF0X.DPE.PVDD0.B.MN
 GF0X.DPE.VDDI0.B.MN
 GF0X.DPE.VDDI08.B.MN
 GF0X.DPLL.PVDD0.B.MN
 GF0X.DPLL.VDDC.B.MN
 GF0X.DVDFDA.20.R.MN
 GF0X.DVDD0.18.HP03.R.MN
 GF0X.GPI0.5.A.C.BATT.R.MN
 GF0X.MPV18.1.B.MN
 GF0X.MPV18.2.B.MN
 GF0X.MPV18.3.B.MN
 GF0X.PCTE.PVDD0.B.MN
 GF0X.PCTE.VDDR.1.MN
 GF0X.SCL.R.MN
 GF0X.SPI0E.B.MN
 GF0X.SP1V8.B.MN
 GF0X.TSVD0.B.MN
 GF0X.VDDR4.1.1.B.MN
 GF0X.VDDR4.2.B.MN
 GF0X.VDD0.C.F.MN
 GF0X.VREFC.R.MN
 GMAL.VREFCA0.R.MN
 GMAL.VREFCA1.R.MN
 GMAL.VREFD00.R.MN
 GMAL.VREFD01.R.MN
 GMAL.VREFD02.R.MN
 GMAL.VREFD03.R.MN
 GMAL.VREFD04.R.MN
 GMAL.VREFD05.R.MN
 GMAL.VREFD06.R.MN
 GMAL.VREFD07.R.MN
 GMAL.VREFD08.R.MN
 GMAL.VREFD09.R.MN
 GMAL.VREFD10.R.MN
 GMAL.VREFD11.R.MN
 GMAL.VREFD12.R.MN
 GMAL.VREFD13.R.MN
 GMAL.VREFD14.R.MN
 GMAL.VREFD15.R.MN
 GMAL.VREFD16.R.MN
 GMAL.VREFD17.R.MN
 GMAL.VREFD18.R.MN
 GMAL.VREFD19.R.MN
 GMAL.VREFD20.R.MN
 GMAL.VREFD21.R.MN
 GMAL.VREFD22.R.MN
 GMAL.VREFD23.R.MN
 GMAL.VREFD24.R.MN
 GMAL.VREFD25.R.MN
 GMAL.VREFD26.R.MN
 GMAL.VREFD27.R.MN
 GMAL.VREFD28.R.MN
 GMAL.VREFD29.R.MN
 GMAL.VREFD30.R.MN
 GMAL.VREFD31.R.MN
 GMAL.VREFD32.R.MN
 GMAL.VREFD33.R.MN
 GMAL.VREFD34.R.MN
 GMAL.VREFD35.R.MN
 GMAL.VREFD36.R.MN
 GMAL.VREFD37.R.MN
 GMAL.VREFD38.R.MN
 GMAL.VREFD39.R.MN
 GMAL.VREFD40.R.MN
 GMAL.VREFD41.R.MN
 GMAL.VREFD42.R.MN
 GMAL.VREFD43.R.MN
 GMAL.VREFD44.R.MN
 GMAL.VREFD45.R.MN
 GMAL.VREFD46.R.MN
 GMAL.VREFD47.R.MN
 GMAL.VREFD48.R.MN
 GMAL.VREFD49.R.MN
 GMAL.VREFD50.R.MN
 GMAL.VREFD51.R.MN
 GMAL.VREFD52.R.MN
 GMAL.VREFD53.R.MN
 GMAL.VREFD54.R.MN
 GMAL.VREFD55.R.MN
 GMAL.VREFD56.R.MN
 GMAL.VREFD57.R.MN
 GMAL.VREFD58.R.MN
 GMAL.VREFD59.R.MN
 GMAL.VREFD60.R.MN
 GMAL.VREFD61.R.MN
 GMAL.VREFD62.R.MN
 GMAL.VREFD63.R.MN
 GMAL.VREFD64.R.MN
 GMAL.VREFD65.R.MN
 GMAL.VREFD66.R.MN
 GMAL.VREFD67.R.MN
 GMAL.VREFD68.R.MN
 GMAL.VREFD69.R.MN
 GMAL.VREFD70.R.MN
 GMAL.VREFD71.R.MN
 GMAL.VREFD72.R.MN
 GMAL.VREFD73.R.MN
 GMAL.VREFD74.R.MN
 GMAL.VREFD75.R.MN
 GMAL.VREFD76.R.MN
 GMAL.VREFD77.R.MN
 GMAL.VREFD78.R.MN
 GMAL.VREFD79.R.MN
 GMAL.VREFD80.R.MN
 GMAL.VREFD81.R.MN
 GMAL.VREFD82.R.MN
 GMAL.VREFD83.R.MN
 GMAL.VREFD84.R.MN
 GMAL.VREFD85.R.MN
 GMAL.VREFD86.R.MN
 GMAL.VREFD87.R.MN
 GMAL.VREFD88.R.MN
 GMAL.VREFD89.R.MN
 GMAL.VREFD90.R.MN
 GMAL.VREFD91.R.MN
 GMAL.VREFD92.R.MN
 GMAL.VREFD93.R.MN
 GMAL.VREFD94.R.MN
 GMAL.VREFD95.R.MN
 GMAL.VREFD96.R.MN
 GMAL.VREFD97.R.MN
 GMAL.VREFD98.R.MN
 GMAL.VREFD99.R.MN
 GMAL.VREFD100.R.MN
 GMAL.VREFD101.R.MN
 GMAL.VREFD102.R.MN
 GMAL.VREFD103.R.MN
 GMAL.VREFD104.R.MN
 GMAL.VREFD105.R.MN
 GMAL.VREFD106.R.MN
 GMAL.VREFD107.R.MN
 GMAL.VREFD108.R.MN
 GMAL.VREFD109.R.MN
 GMAL.VREFD110.R.MN
 GMAL.VREFD111.R.MN
 GMAL.VREFD112.R.MN
 GMAL.VREFD113.R.MN
 GMAL.VREFD114.R.MN
 GMAL.VREFD115.R.MN
 GMAL.VREFD116.R.MN
 GMAL.VREFD117.R.MN
 GMAL.VREFD118.R.MN
 GMAL.VREFD119.R.MN
 GMAL.VREFD120.R.MN
 GMAL.VREFD121.R.MN
 GMAL.VREFD122.R.MN
 GMAL.VREFD123.R.MN
 GMAL.VREFD124.R.MN
 GMAL.VREFD125.R.MN
 GMAL.VREFD126.R.MN
 GMAL.VREFD127.R.MN
 GMAL.VREFD128.R.MN
 GMAL.VREFD129.R.MN
 GMAL.VREFD130.R.MN
 GMAL.VREFD131.R.MN
 GMAL.VREFD132.R.MN
 GMAL.VREFD133.R.MN
 GMAL.VREFD134.R.MN
 GMAL.VREFD135.R.MN
 GMAL.VREFD136.R.MN
 GMAL.VREFD137.R.MN
 GMAL.VREFD138.R.MN
 GMAL.VREFD139.R.MN
 GMAL.VREFD140.R.MN
 GMAL.VREFD141.R.MN
 GMAL.VREFD142.R.MN
 GMAL.VREFD143.R.MN
 GMAL.VREFD144.R.MN
 GMAL.VREFD145.R.MN
 GMAL.VREFD146.R.MN
 GMAL.VREFD147.R.MN
 GMAL.VREFD148.R.MN
 GMAL.VREFD149.R.MN
 GMAL.VREFD150.R.MN
 GMAL.VREFD151.R.MN
 GMAL.VREFD152.R.MN
 GMAL.VREFD153.R.MN
 GMAL.VREFD154.R.MN
 GMAL.VREFD155.R.MN
 GMAL.VREFD156.R.MN
 GMAL.VREFD157.R.MN
 GMAL.VREFD158.R.MN
 GMAL.VREFD159.R.MN
 GMAL.VREFD160.R.MN
 GMAL.VREFD161.R.MN
 GMAL.VREFD162.R.MN
 GMAL.VREFD163.R.MN
 GMAL.VREFD164.R.MN
 GMAL.VREFD165.R.MN
 GMAL.VREFD166.R.MN
 GMAL.VREFD167.R.MN
 GMAL.VREFD168.R.MN
 GMAL.VREFD169.R.MN
 GMAL.VREFD170.R.MN
 GMAL.VREFD171.R.MN
 GMAL.VREFD172.R.MN
 GMAL.VREFD173.R.MN
 GMAL.VREFD174.R.MN
 GMAL.VREFD175.R.MN
 GMAL.VREFD176.R.MN
 GMAL.VREFD177.R.MN
 GMAL.VREFD178.R.MN
 GMAL.VREFD179.R.MN
 GMAL.VREFD180.R.MN
 GMAL.VREFD181.R.MN
 GMAL.VREFD182.R.MN
 GMAL.VREFD183.R.MN
 GMAL.VREFD184.R.MN
 GMAL.VREFD185.R.MN
 GMAL.VREFD186.R.MN
 GMAL.VREFD187.R.MN
 GMAL.VREFD188.R.MN
 GMAL.VREFD189.R.MN
 GMAL.VREFD190.R.MN
 GMAL.VREFD191.R.MN
 GMAL.VREFD192.R.MN
 GMAL.VREFD193.R.MN
 GMAL.VREFD194.R.MN
 GMAL.VREFD195.R.MN
 GMAL.VREFD196.R.MN
 GMAL.VREFD197.R.MN
 GMAL.VREFD198.R.MN
 GMAL.VREFD199.R.MN
 GMAL.VREFD200.R.MN
 GMAL.VREFD201.R.MN
 GMAL.VREFD202.R.MN
 GMAL.VREFD203.R.MN
 GMAL.VREFD204.R.MN
 GMAL.VREFD205.R.MN
 GMAL.VREFD206.R.MN
 GMAL.VREFD207.R.MN
 GMAL.VREFD208.R.MN
 GMAL.VREFD209.R.MN
 GMAL.VREFD210.R.MN
 GMAL.VREFD211.R.MN
 GMAL.VREFD212.R.MN
 GMAL.VREFD213.R.MN
 GMAL.VREFD214.R.MN
 GMAL.VREFD215.R.MN
 GMAL.VREFD216.R.MN
 GMAL.VREFD217.R.MN
 GMAL.VREFD218.R.MN
 GMAL.VREFD219.R.MN
 GMAL.VREFD220.R.MN
 GMAL.VREFD221.R.MN
 GMAL.VREFD222.R.MN
 GMAL.VREFD223.R.MN
 GMAL.VREFD224.R.MN
 GMAL.VREFD225.R.MN
 GMAL.VREFD226.R.MN
 GMAL.VREFD227.R.MN
 GMAL.VREFD228.R.MN
 GMAL.VREFD229.R.MN
 GMAL.VREFD230.R.MN
 GMAL.VREFD231.R.MN
 GMAL.VREFD232.R.MN
 GMAL.VREFD233.R.MN
 GMAL.VREFD234.R.MN
 GMAL.VREFD235.R.MN
 GMAL.VREFD236.R.MN
 GMAL.VREFD237.R.MN
 GMAL.VREFD238.R.MN
 GMAL.VREFD239.R.MN
 GMAL.VREFD240.R.MN
 GMAL.VREFD241.R.MN
 GMAL.VREFD242.R.MN
 GM

KBC3_PFOFF#
KBC3_RSMRST#
KBC3_RST#
KBC3_RUNSCIE#
KBC3_SMCCLK#
KBC3_SMDATA#
KBC3_SPT_CLK#
KBC3_SPT_CSO#
KBC3_SPT_DI#
KBC3_SPT_DO#
KBC3_SPKMUTE#
KBC3_SUSPWR#
KBC3_THERM_SMCCLK#
KBC3_THERM_SMDATA#
KBC3_USBPWRON#
KBC3_VRON#
KBC3_WAKESCIE#
KBC3_WLONLED#
KBC5_KST(0)
KBC5_KST(1)
KBC5_KST(2)
KBC5_KST(3)
KBC5_KST(4)
KBC5_KST(5)
KBC5_KST(6)
KBC5_KST(7)
KBC5_KSO(0)
KBC5_KSO(1)
KBC5_KSO(10)
KBC5_KSO(11)
KBC5_KSO(12)
KBC5_KSO(13)
KBC5_KSO(14)
KBC5_KSO(15)
KBC5_KSO(2)
KBC5_KSO(3)
KBC5_KSO(4)
KBC5_KSO(5)
KBC5_KSO(6)
KBC5_KSO(7)
KBC5_KSO(8)
KBC5_KSO(9)
KBC5_LED_CTRL#
KBC5_LED_CTRL_R_Q_MN#
KBC5_LED_CTRL_R_Q_R_MN#
KBC5_TDATA#
LD3_SWITCH#
LP3_CLK0#
LP3_CLK#
LP3_LAD(0)
LP3_LAD(1)
LP3_LAD(2)
LP3_LAD(3)
LP3_FRAME#
MCD3_SDCD#
MCD3_SDCCLK#
MCD3_SDCMD#
MCD3_SDDATA0#
MCD3_SDDATA1#
MCD3_SDDATA2#
MCD3_SDDATA3#
MCD3_SOWP#
MCH3_EXT1TS0#
MCH3_EXT1TS#
MEMO_SAO_R_MN#
MEMO_SAT_R_MN#
MEMO_CARLNR1#
NB_CALR_XCALR_R_MN#
NB_OPI_VDD18_NC_R_MN#
NB_PBC3_PWRGD_Q_MN#
NB_PCE_CALR_PCE_BCALR_R_MN#
NB_PCE_CALR_PCE_BCALRP_R_MN#
NB_PCE_CALR_PCE_BCALR_P_R_MN#
NB_SYSPRES#_R_MN#
NB_TESTMODE_R_MN#
NB_VDDA18HTPL_L_B_MN#
NB_VDDA18PCIEPLL_B_MN#
NB_VDDA18_PU_MN#
P2_5V_ADU_MN#

P3_3V_VDD_INV_EN_MN
P3_3V_VDD_INV_OR_MR
P3_3V_VDD_INV_Q_MN
PEG3_BKL_TEN
PEG3_HDM1_CLK
PEG3_HDM1_DATA
PEG3_HPD_HDM1
PEG3_LCDVDON
PEGS_5V_POWER_D_MN
PEGS_HDM1_CLK
PEGS_HDM1_DATA
PEGS_HOT_PLUG_DETECT_R_MN
PEX3_WAKE#
PTG3_RST#
PNS_CHGV_BST_MN
PNS_CHGV_BST_RC_MN
PNS_CHGV_DCJACK_MN
PNS_CHGV_DCJACK_OB_MN
PNS_CHGV_PHASE_MN
PNS_CHGV_PHASE_RC_MN
PNS_CHGV_TC_MN
PNS_CHETVR_BST_MN
PNS_CHETVR_BST_RC_MN
PNS_CHETVR_P1_2V_BOOT_LM
PNS_CHETVR_P1_2V_PHASE_RC_MN
PNS_CHETVR_P1_2V_USAGE_RC_MN
PNS_CHETVR_PHASE_MN
PNS_CHETVR_PHASE_RC_MN
PNS_CHETVR_TC_MN
PNS_CPUVR_BST1_MN
PNS_CPUVR_BST1_RC_MN
PNS_CPUVR_BST2_MN
PNS_CPUVR_BST2_RC_MN
PNS_CPUVR_PHASE1_MN
PNS_CPUVR_PHASE1_RC_MN
PNS_CPUVR_PHASE2_MN
PNS_CPUVR_PHASE2_RC_MN
PNS_CPUVR_TG1_MN
PNS_CPUVR_TG2_MN
PNS_CPUVR_VDD_BST_MN
PNS_CPUVR_VDD_PHASE_MN
PNS_CPUVR_VDD_PHASE_RC_MN
PNS_CPUVR_VDD_TG_MN
PNS_DDR3VR_BST_MN
SB_PCIE_CALRN_R_MN
SB_PCIE_CALRN_RC_MN
SPC_PTCD_PWD_B_MN
SPC_DDR3VR_BST_RC_MN
PNS_DDR3VR_PHASE_MN
PNS_DDR3VR_PHASE_RC_MN
PNS_DDR3VR_TG_MN
PNS_EGFVXR_BST_MN
PNS_EGFVXR_BST_RC_MN
PNS_EGFVXR_PHASE_MN
PNS_EGFVXR_PHASE_RC_MN
PNS_GDDR3VR_BST_MN
PNS_GDDR3VR_BOOT_MN
PNS_GDDR3VR_BOOT_RC_MN
PNS_GDDR3VR_USAGE_EN_MN
PNS_SYSVR_BST1_MN
PNS_SYSVR_BST1_RC_MN
PNS_SYSVR_BST2_MN
PNS_SYSVR_BST2_RC_MN
PNS_SYSVR_PHASE1_MN
PNS_SYSVR_PHASE1_RC_MN
PNS_SYSVR_PHASE2_MN
PNS_SYSVR_PHASE2_RC_MN
PNS_SYSVR_TG1_MN
PNS_SYSVR_TG2_MN
SB_AVDDCK_1_2V_B_MN
SB_AVDDCK_3_3V_B_MN
SB_AVDDC_B_MN
SB_DP7FXR_B_MN
SB_AVDD_SAITA_B_MN
SMC_IMC_PUM2_IMC_P0_16_R_MN
SBLB9_GP1066_R_MN
SCTA_VIDDR_B_MN
SCTA_VIDDR_SAITA_MN
SRPSMPS1TAR_MN

```

OSB_USB_RCOMP_R_MN
OSB_WAKE#_EVENT8#_R_MN
VRM3_CPU_PWRGD
SMB3_ALERT#
SMB3_CLK
SMB3_DATA
SP13_CLK
SP13_CS0#
SP13_MISO
SP13_MOSI
SYSVR_ENTRIP1_MN
SYSVR_ENTRIP2_MN
SYSVR_FB1_MN
SYSVR_FB2_MN
SYSVR_SELSEL_MN
SYSVR_TONSEL_MN
SYSVR_VIN_MN
THM3_ALERT#
THM3_STB#
THM3SPDSQ_MN
TH_SHDN_SEL_R_MN
TH_TRIP_SEL_R_MN
TH_VDD_3V_R_MN
TPD5_BUTTON#
TPD5_R_BUTTON#
U1_8V_VDD01
U1_8V_VDD01
WGAATE
WGAATE
CPU_CORE
CPU_CORE
C_AUD
C_AUD
C_AUD
C_CHG
VCC_CRT
VDC_ADPT
VDC_ADPT
VDC_CHG
VDC_CHG
VDD_CPU_NB
VDD_CPU_NB
C_CPU
C_CPU
C_DDR
C_DDR
C_DFX
C_GFX
C_P1_1V
C_P1_1V
C_P1_2V
C_P1_2V
C_P1_5V
C_P3_3V
C_P3_3V
C_P3_3V
LCD_VDD3V
LCD_VDD3V
PG_9V_AUX
PG_9V_AUX
P1_2V
P1_2V
P1_2V_AUX
P1_2V_AUX
P1_2V_LAN
P1_2V_LAN
P1_8V_A2VDD0
P1_8V_A2VDD0
P1_8V_AUX
P1_8V_AUX
P12_0V_ALW
P12_0V_ALW
P2_0V_REF
P2_33V_VREF
P2_33V_VREF
P2_5V
P2_5V
P2_5V_LAN
P2_5V_LAN
P3_3V_A2VDD
P3_3V_A2VDD
P3_3V_A2VDD

```

- ☐ OP3.3V_AUX
- ☐ OP3.3V_AUX
- ☐ OP3.3V_LED
- ☐ OP3.3V_LED
- ☐ OP3.3V_MCD
- ☐ OP3.3V_MCD
- ☐ OP3.3V_MICOM
- ☐ OP3.3V_MICOM
- ☐ OP4.75V_AUD
- ☐ OP4.75V_AUD
- ☐ OP5.0V_AUD
- ☐ OP5.0V_AUD
- ☐ OP5.0V_AUX
- ☐ OP5.0V_AUX
- ☐ OP5.0V_STB
- ☐ OP5.0V_STB
- ☐ PRIC_BAT
- ☐ VCC_CRT
- ☐ VDD_LED